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Abstract 
One of the main driving forces to lower the silicon solar cell modules overall cost is to decrease the thickness of the 
silicon substrate and, at same time, to reduce the material losses caused by the sawing of the silicon ingot. For this 
reason, a considerable number of methods have been proposed in the last decade to manufacture thin silicon foils 
which aim to replace the commonly used sawing technique. One of these methods is based on peeling off a thin layer 
from a silicon substrate by means of the residual stress induced either through the only deposition of a layer on a 
silicon substrate or through a succeeding thermal cycle of such a bilayer. Up to now, three different materials have 
been successfully employed in this technique: Nickel, Nickel/Chromium alloy and a Silver/Aluminium system. In 
this work we demonstrate the possibility to induce the lift-off of a thin silicon foil by means of curing an epoxy layer 
on top of a silicon wafer. This new method has the advantages of reducing metal contamination in the silicon and 
lowers the operating temperatures below 150˚C. 
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1. Introduction 
Even though in the last few years the cost of the bare silicon has reduced considerably, it still accounts 
for the major part of the overall cost of the crystalline silicon solar cell modules [1]. Therefore, 
photovoltaic cell manufacturers want to decrease the thickness of the silicon substrate. From an efficiency 
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point of view, wafers with a thickness below 100Pm will still provide a good light absorption [2] and, if a 
good passivation of the surfaces is provided, the efficiency-thickness ratio will be maximized for such 
thicknesses. At the same time, low thicknesses of silicon will relax the bulk silicon quality requirements. 
Manufacturing these thin layers with a sawing technique is not effective since it would waste more than 
40% of the material [3]. For this reason, a remarkable number of alternative techniques have been 
proposed to produce thin silicon layers which aim to reduce the material losses (kerf-losses) [4].  
This work is focused on the method referenced to as controlled spalling, which was first proposed by 
Tanielian et al. [5]. In this technique a stress is induced in the silicon substrate by depositing a 
Nickel/Chromium layer by sputtering. The induced stress is able to guide a crack in a direction parallel to 
the interface between the substrate and the top layer. 
Recently other researchers have developed similar techniques employing different materials and 
deposition methods. Dross et al. [6] managed to obtain the spalling of a 40Pm-thick silicon layer by 
screen-printing two pastes of aluminum and silver but the high temperature involved in the process can 
lead to the degradation of the lifetime, as reported by Masolin et al. [7]. Bedell et al. [8] patented a method 
for spalling semiconductor substrates by electroplating a metal layer on the substrate while Jawarani et al. 
[9] obtain a 25Pm-thick silicon foil by electroplating a nickel layer on a silicon substrate and applying a 
thermal cycle. They also reported the fabrication of a 1x1cm2 solar cell with 14.9% efficiency starting 
from this layer.  
 In this work we report the lift-off of silicon foils by means of cooling a thermosetting polymer layer on 
top of a silicon substrate. We also show a solution to dissolve the polymer after the lift-off in order to 
obtain a free-standing thin silicon foil without affecting the surface of the substrate. The curing of the 
epoxy is done at a temperature well below the Brittle-To-Ductile Transition (BDT) temperature and, thus, 
it should not degrade the properties of the substrate through plasticity defects as reported in [7]. The low 
temperatures involved in the proposed process also reduce the diffusion of species inside the silicon bulk, 
improving in this way the quality of the foil as compared to the high temperature spalling of silicon.  
 
Fig 1. Draft of the process analyzed. A silicon substrate (a) undergoes laser notching (b) and, afterward, a thermosetting polymer is 
deposited on top of the substrate and cured at 150°C (c). A cooling stage induces the initiation of the crack (d) which propagates 
throughout the sample (e). After the polymer is removed, a flat silicon foil and a parent substrate are obtained (f)  
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2. Method 
The process to manufacture thin silicon layers analyzed in this paper is depicted in figure 1. In order to 
control the initiation of the crack, a notch is inscribed by laser in a silicon substrate. A thermosetting 
polymer layer is deposited on top of the silicon substrate and, after the curing, a strong interface between 
the epoxy and the substrate is created. Because of the mismatch between the Coefficient of Thermal 
Expansion (CTE) of the polymer and the silicon, stresses are induced inside the sample by cooling it to 
room temperature. To enhance the stress inside the silicon substrate, the sample is quenched in liquid 
nitrogen. The concentration of stresses caused by the notch allows the initiation of a crack from the tip of 
the notch and, because of the brittle behavior of silicon, the crack propagates along a direction parallel to 
the interface between the silicon substrate and the top layer as explained by Suo and Hutchinson [10]. 
Once the crack has propagated throughout the sample, a silicon foil is completely separated from a parent 
substrate and the polymer can be removed by dipping the sample in an organic solution. After the 
dissolution of the polymer, the silicon foil is flat and it can be further processed to manufacture a solar 
cell while the parent substrate can be employed to produce another silicon foil with the same method. 
In this experiment a 600Pm-thick p-type <100> silicon substrate diced to 4x4cm2 has been employed 
and the notch is inscribed at the bottom of the substrate through a YAG laser. The thermosetting polymer 
used in the experiment is an epoxy with silica particles as filler. The epoxy is dispensed manually by 
Dam&Fill technique to obtain a thickness which is about 700Pm and, afterwards, the epoxy is cured at 
150°C for one hour.  
 
3. Results and discussion 
Four samples have been tested with this technique and in each of them a crack has propagated 
throughout the substrate following a direction which is parallel to the interface with the polymer layer. 
This result demonstrates the reproducibility of this technique even though, as we will show later, the 
thickness of the final foils can vary. 
Figure 2a and 2b show respectively the silicon foil before the removal of the epoxy and parent 
substrate produced by the lift-off of one of the samples before while figure 3 shows the top surface of one 
of the samples after the polymer removal. After the dissolution of the polymer in the organic solution, no 
traces of the polymer are visible on the top surface of the sample and the silicon foil is flat. The roughness 
of the top surface has been measured and it is comparable with the roughness of the original substrate.  
Fig. 2. Pictures of the 4x4cm2silicon foil with the removal of the epoxy layer (a) and its relative parent substrate (b) 
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Fig. 3. Picture of the silicon foil after the dissolution of the epoxy layer. The sample does not show traces of the epoxy 
 
This suggests that the process does not affect the surface in contact with the epoxy. 
After the lift-off of the silicon foil, some samples have been cleaved and embedded to take cross 
section views with an optical microscope. Two of the cross section views of a same sample are reported 
in figure 4. Three observations can be made by analyzing these pictures. Firstly, we can see that the 
polymer thickness varies from one point of the substrate to another. Therefore the dispensing method 
needs to be improved. Secondly, we observe that the thickness of the Si foil, although relatively constant 
over each picture, varies as well along the substrate. To employ this foil as substrate for solar, the 
thickness variation has to be lowered and, thus, the possibility to reduce the thickness variation has to be 
further investigated. Finally, a correlation between the thickness of the polymer layer and the thickness of 
the silicon foil can be noticed: thicker epoxy layers correspond to thicker silicon foils. The same behavior 
has been reported in [10], although only thin deposited layers compared to the substrate thickness were 
considered in that work. This means that the thickness of the as-produced foils can be tuned by tuning the 
thickness of the polymer. Nonetheless, other phenomena can lead to thickness variation, e.g. the 
interaction between more crack fronts or non homogeneous mechanical properties of the layer.  
From the cross sections in figure 4, we observe that the crack surface is relatively smooth. To check the 
quality of the cracked surface, the local roughness in different spots of the sample has been measured 
reported in Table 1. The average roughness in these spots is generally below 1Pm. Nevertheless, some 
spots show locally a larger roughness. These spots correspond to regions in which multiple crack fronts 
interact. 
Fig. 4.Two different cross sections of the same sample The first picture (on the left side) shows a thickness of the polymer around 
400Pm and the silicon foil is about 50Pm thick while, in the second picture (on the right side) the polymer is 860Pm and the silicon 
foil is 110Pm thick 
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Table 1. Average roughness and root mean square roughness in different spots of the crack surfaces 
Spot number Average roughness (Pm) RMS roughness (Pm) 
1 2.47 2.94 
2 0.86 1.19 
3 0.28 0.36 
4 1.42 1.71 
5 0.76 0.96 
6 0.33 0.41 
7 0.4 0.5 
8 0.8 1.04 
9 0.927 1.19 
 
4. Conclusions 
In this work we demonstrated the possibility to manufacture thin silicon foils by depositing a polymer 
layer on a silicon substrate and cooling it by quenching the sample in liquid nitrogen. Because of the 
temperatures involved in this technique, degradations of the bulk quality during the process are not 
expected. Therefore, both the silicon foil and the parent substrate are expected to have the same quality as 
the original silicon substrate. 
It has also been shown that the epoxy employed to induce the propagation of the crack can be removed by 
dipping the sample in an organic solution. After the dissolution of the polymer, flat 4x4cm2 silicon foils 
have been produced. The surface in contact with the epoxy does not show degradation and no residues of 
the epoxy layer are visible after the etching of the polymer. The thickness of the silicon foil can vary 
between 50μm and thicknesses higher than 100Pm. In order to employ these foils to produce silicon solar 
cells, the thickness variation has to be reduced. Nevertheless the possibility to produce cleaned free-
standing silicon foils with relatively large areas has been demonstrated. 
Acknowledgements 
The authors want to acknowledge the EC for financial support within the Sugar project (grant no. 256752) 
and the IWT for financial support within the SiLaSol project (project no. IWT90047). 
References 
 [1] W.C. Sinke, W. van Hooff, G. Coletti, B. Ehlen, G. Hahn, S. Reber, J. John, G. Beaucarne, E. van Kerschaver, M. de Wild-
Scholten and A. Metz, Wafer-Based Crystalline Silicon Modules at 1€/Wp: Final Results from the CrystalClear Integrated 
Project,24th European Photovoltaic Solar Energy Conference and Exhibition, Hamburg, Germany, 2009, pp. 845-856 
 [2] M. J. Kerr, P. Campbell and A. Cuevas, Lifetime and efficiency limits of crystalline silicon solar cells, 29th IEEE 
Photovoltaic Specialist Conference, New Orleans, Louisiana, USA, 2002, pp. 438-441 
[3] T.Y. Wang, Y.C. Lin, C.Y. Tai, R. Sivakumar, D.K. Rai, C.W. Lan,  A novel approach for recycling of kerf loss silicon 
from cutting slurry waste doe solar cell applications,  Journal of Crystal Growth 2008; 310:3403-3406  
[4] F. Henley, Kerf-free wafering: Technology overview and challenges for thin PV manufacturing, 35th IEEE Photovoltaic 
Specialist Conference, Honululu, Hawaii, 2010, pp. 1184-1192 
572   R. Martini et al. /  Energy Procedia  27 ( 2012 )  567 – 572 
[5] M. Tanielian, S. Blackstone and R. Lajos, A new technique of forming thin free-standing single-crystal films, Journal of The 
Electrochemical Society 1985;132:507-509. 
[6] F. Dross, J. Robbelein, B. Vadevelde, E. Van Kerschaver, I. Gordon, G. Beaucarne and J. Poortmans, Stress-induced large-
area lift-off of crystalline Si films, Applied Physics A 2007; 89:149-152 
[7] A. Masolin, J. Vaes, F. Dross, R. Martini, A. P. Rodriguez, J. Poortmans and R. Mertens, Evidence and Characterization of 
Crystallographic Defect and Material Quality after SLIM-Cut Process, Proceedings of the Material Research Society, San Francisco, 
California, USA, 2011. 
[8] S. W. Bedell, K. E. Fogel, P. A. Lauro, D. Sadana, D. Shahrjerdi Spalling of a semiconductor substrate, Patent application 
Publication No US 2010/0310775 A1. 
[9] D. Jawarani, R. A. Rao, L. Mathew, S. Saha, S.Smith, D. Sarkar, R. Garcia, R.Stout, M. Ainom, A. Gurmu, E. Onyegam, D. 
Xu, C. Vass, J.Fossum and S. Banerjee, A low cost kerfless exfoliation technology for 25um thin monocrystalline Si solar cells, 5th 
International Workshop Crystalline Silicon Solar Cells, Boston, Massachusets, USA, 2011. 
[10] Z.Suo and J.W. Hutchinson, Steady-state cracking in brittle substrates beneath adherent films, International Journal of 
Solids and Structures 1989; 25:1337-1353 
